blob: c766694e929c72df81301709233bfc051bc51460 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/arm/lib/delay.S
3 *
4 * Copyright (C) 1995, 1996 Russell King
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10#include <linux/linkage.h>
11#include <asm/assembler.h>
Will Deacond0a533b2012-07-06 15:47:17 +010012#include <asm/delay.h>
Nicolas Pitre215e3622015-02-25 22:50:39 +010013
Linus Torvalds1da177e2005-04-16 15:20:36 -070014 .text
15
Nicolas Pitre8adbb372005-11-11 21:51:49 +000016.LC0: .word loops_per_jiffy
Will Deacond0a533b2012-07-06 15:47:17 +010017.LC1: .word UDELAY_MULT
Linus Torvalds1da177e2005-04-16 15:20:36 -070018
19/*
Nicolas Pitre207b1152016-10-07 05:38:35 +010020 * loops = r0 * HZ * loops_per_jiffy / 1000000
21 *
Peter Teichmann6d4518d2006-03-20 17:10:09 +000022 * r0 <= 2000
Peter Teichmann6d4518d2006-03-20 17:10:09 +000023 * HZ <= 1000
Linus Torvalds1da177e2005-04-16 15:20:36 -070024 */
Peter Teichmann6d4518d2006-03-20 17:10:09 +000025
Will Deacond0a533b2012-07-06 15:47:17 +010026ENTRY(__loop_udelay)
Peter Teichmann6d4518d2006-03-20 17:10:09 +000027 ldr r2, .LC1
Nicolas Pitre207b1152016-10-07 05:38:35 +010028 mul r0, r2, r0 @ r0 = delay_us * UDELAY_MULT
29ENTRY(__loop_const_udelay) @ 0 <= r0 <= 0xfffffaf0
Nicolas Pitre8adbb372005-11-11 21:51:49 +000030 ldr r2, .LC0
Nicolas Pitre215e3622015-02-25 22:50:39 +010031 ldr r2, [r2]
Nicolas Pitre207b1152016-10-07 05:38:35 +010032 umull r1, r0, r2, r0 @ r0-r1 = r0 * loops_per_jiffy
33 adds r1, r1, #0xffffffff @ rounding up ...
34 adcs r0, r0, r0 @ and right shift by 31
Russell King6ebbf2c2014-06-30 16:29:12 +010035 reteq lr
Linus Torvalds1da177e2005-04-16 15:20:36 -070036
Fabio Estevam11d4bb12013-11-30 15:24:42 +010037 .align 3
Linus Torvalds1da177e2005-04-16 15:20:36 -070038
39@ Delay routine
Will Deacond0a533b2012-07-06 15:47:17 +010040ENTRY(__loop_delay)
Linus Torvalds1da177e2005-04-16 15:20:36 -070041 subs r0, r0, #1
42#if 0
Russell King6ebbf2c2014-06-30 16:29:12 +010043 retls lr
Linus Torvalds1da177e2005-04-16 15:20:36 -070044 subs r0, r0, #1
Russell King6ebbf2c2014-06-30 16:29:12 +010045 retls lr
Linus Torvalds1da177e2005-04-16 15:20:36 -070046 subs r0, r0, #1
Russell King6ebbf2c2014-06-30 16:29:12 +010047 retls lr
Linus Torvalds1da177e2005-04-16 15:20:36 -070048 subs r0, r0, #1
Russell King6ebbf2c2014-06-30 16:29:12 +010049 retls lr
Linus Torvalds1da177e2005-04-16 15:20:36 -070050 subs r0, r0, #1
Russell King6ebbf2c2014-06-30 16:29:12 +010051 retls lr
Linus Torvalds1da177e2005-04-16 15:20:36 -070052 subs r0, r0, #1
Russell King6ebbf2c2014-06-30 16:29:12 +010053 retls lr
Linus Torvalds1da177e2005-04-16 15:20:36 -070054 subs r0, r0, #1
Russell King6ebbf2c2014-06-30 16:29:12 +010055 retls lr
Linus Torvalds1da177e2005-04-16 15:20:36 -070056 subs r0, r0, #1
57#endif
Will Deacond0a533b2012-07-06 15:47:17 +010058 bhi __loop_delay
Russell King6ebbf2c2014-06-30 16:29:12 +010059 ret lr
Will Deacond0a533b2012-07-06 15:47:17 +010060ENDPROC(__loop_udelay)
61ENDPROC(__loop_const_udelay)
62ENDPROC(__loop_delay)