blob: e18d8afc88ffef301f93cc69400732a6c9b9eacc [file] [log] [blame]
Greg Kroah-Hartmane3b3d0f2017-11-06 18:11:51 +01001// SPDX-License-Identifier: GPL-2.0
Chunyan Zhangb7396a32015-01-28 19:08:44 +08002/*
3 * Copyright (C) 2012-2015 Spreadtrum Communications Inc.
Chunyan Zhangb7396a32015-01-28 19:08:44 +08004 */
5
6#if defined(CONFIG_SERIAL_SPRD_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ)
7#define SUPPORT_SYSRQ
8#endif
9
10#include <linux/clk.h>
11#include <linux/console.h>
12#include <linux/delay.h>
13#include <linux/io.h>
14#include <linux/ioport.h>
15#include <linux/kernel.h>
16#include <linux/module.h>
17#include <linux/of.h>
18#include <linux/platform_device.h>
19#include <linux/serial_core.h>
20#include <linux/serial.h>
21#include <linux/slab.h>
22#include <linux/tty.h>
23#include <linux/tty_flip.h>
24
25/* device name */
26#define UART_NR_MAX 8
27#define SPRD_TTY_NAME "ttyS"
28#define SPRD_FIFO_SIZE 128
29#define SPRD_DEF_RATE 26000000
30#define SPRD_BAUD_IO_LIMIT 3000000
Wei Qiaoe1dc9b02017-03-27 14:06:42 +080031#define SPRD_TIMEOUT 256000
Chunyan Zhangb7396a32015-01-28 19:08:44 +080032
33/* the offset of serial registers and BITs for them */
34/* data registers */
35#define SPRD_TXD 0x0000
36#define SPRD_RXD 0x0004
37
38/* line status register and its BITs */
39#define SPRD_LSR 0x0008
40#define SPRD_LSR_OE BIT(4)
41#define SPRD_LSR_FE BIT(3)
42#define SPRD_LSR_PE BIT(2)
43#define SPRD_LSR_BI BIT(7)
44#define SPRD_LSR_TX_OVER BIT(15)
45
46/* data number in TX and RX fifo */
47#define SPRD_STS1 0x000C
Baolin Wang2b5a9972018-09-17 11:33:41 -070048#define SPRD_RX_FIFO_CNT_MASK GENMASK(7, 0)
49#define SPRD_TX_FIFO_CNT_MASK GENMASK(15, 8)
Chunyan Zhangb7396a32015-01-28 19:08:44 +080050
51/* interrupt enable register and its BITs */
52#define SPRD_IEN 0x0010
53#define SPRD_IEN_RX_FULL BIT(0)
54#define SPRD_IEN_TX_EMPTY BIT(1)
55#define SPRD_IEN_BREAK_DETECT BIT(7)
56#define SPRD_IEN_TIMEOUT BIT(13)
57
58/* interrupt clear register */
59#define SPRD_ICLR 0x0014
Lanqing Liu43507822017-07-18 17:58:13 +080060#define SPRD_ICLR_TIMEOUT BIT(13)
Chunyan Zhangb7396a32015-01-28 19:08:44 +080061
62/* line control register */
63#define SPRD_LCR 0x0018
64#define SPRD_LCR_STOP_1BIT 0x10
65#define SPRD_LCR_STOP_2BIT 0x30
66#define SPRD_LCR_DATA_LEN (BIT(2) | BIT(3))
67#define SPRD_LCR_DATA_LEN5 0x0
68#define SPRD_LCR_DATA_LEN6 0x4
69#define SPRD_LCR_DATA_LEN7 0x8
70#define SPRD_LCR_DATA_LEN8 0xc
71#define SPRD_LCR_PARITY (BIT(0) | BIT(1))
72#define SPRD_LCR_PARITY_EN 0x2
73#define SPRD_LCR_EVEN_PAR 0x0
74#define SPRD_LCR_ODD_PAR 0x1
75
76/* control register 1 */
77#define SPRD_CTL1 0x001C
78#define RX_HW_FLOW_CTL_THLD BIT(6)
79#define RX_HW_FLOW_CTL_EN BIT(7)
80#define TX_HW_FLOW_CTL_EN BIT(8)
81#define RX_TOUT_THLD_DEF 0x3E00
82#define RX_HFC_THLD_DEF 0x40
83
84/* fifo threshold register */
85#define SPRD_CTL2 0x0020
86#define THLD_TX_EMPTY 0x40
Baolin Wang2b5a9972018-09-17 11:33:41 -070087#define THLD_TX_EMPTY_SHIFT 8
Chunyan Zhangb7396a32015-01-28 19:08:44 +080088#define THLD_RX_FULL 0x40
89
90/* config baud rate register */
91#define SPRD_CLKD0 0x0024
Baolin Wang2b5a9972018-09-17 11:33:41 -070092#define SPRD_CLKD0_MASK GENMASK(15, 0)
Chunyan Zhangb7396a32015-01-28 19:08:44 +080093#define SPRD_CLKD1 0x0028
Baolin Wang2b5a9972018-09-17 11:33:41 -070094#define SPRD_CLKD1_MASK GENMASK(20, 16)
95#define SPRD_CLKD1_SHIFT 16
Chunyan Zhangb7396a32015-01-28 19:08:44 +080096
97/* interrupt mask status register */
98#define SPRD_IMSR 0x002C
99#define SPRD_IMSR_RX_FIFO_FULL BIT(0)
100#define SPRD_IMSR_TX_FIFO_EMPTY BIT(1)
101#define SPRD_IMSR_BREAK_DETECT BIT(7)
102#define SPRD_IMSR_TIMEOUT BIT(13)
103
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800104struct sprd_uart_port {
105 struct uart_port port;
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800106 char name[16];
107};
108
109static struct sprd_uart_port *sprd_port[UART_NR_MAX];
110static int sprd_ports_num;
111
112static inline unsigned int serial_in(struct uart_port *port, int offset)
113{
114 return readl_relaxed(port->membase + offset);
115}
116
117static inline void serial_out(struct uart_port *port, int offset, int value)
118{
119 writel_relaxed(value, port->membase + offset);
120}
121
122static unsigned int sprd_tx_empty(struct uart_port *port)
123{
Baolin Wang2b5a9972018-09-17 11:33:41 -0700124 if (serial_in(port, SPRD_STS1) & SPRD_TX_FIFO_CNT_MASK)
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800125 return 0;
126 else
127 return TIOCSER_TEMT;
128}
129
130static unsigned int sprd_get_mctrl(struct uart_port *port)
131{
132 return TIOCM_DSR | TIOCM_CTS;
133}
134
135static void sprd_set_mctrl(struct uart_port *port, unsigned int mctrl)
136{
137 /* nothing to do */
138}
139
140static void sprd_stop_tx(struct uart_port *port)
141{
142 unsigned int ien, iclr;
143
144 iclr = serial_in(port, SPRD_ICLR);
145 ien = serial_in(port, SPRD_IEN);
146
147 iclr |= SPRD_IEN_TX_EMPTY;
148 ien &= ~SPRD_IEN_TX_EMPTY;
149
150 serial_out(port, SPRD_ICLR, iclr);
151 serial_out(port, SPRD_IEN, ien);
152}
153
154static void sprd_start_tx(struct uart_port *port)
155{
156 unsigned int ien;
157
158 ien = serial_in(port, SPRD_IEN);
159 if (!(ien & SPRD_IEN_TX_EMPTY)) {
160 ien |= SPRD_IEN_TX_EMPTY;
161 serial_out(port, SPRD_IEN, ien);
162 }
163}
164
165static void sprd_stop_rx(struct uart_port *port)
166{
167 unsigned int ien, iclr;
168
169 iclr = serial_in(port, SPRD_ICLR);
170 ien = serial_in(port, SPRD_IEN);
171
172 ien &= ~(SPRD_IEN_RX_FULL | SPRD_IEN_BREAK_DETECT);
173 iclr |= SPRD_IEN_RX_FULL | SPRD_IEN_BREAK_DETECT;
174
175 serial_out(port, SPRD_IEN, ien);
176 serial_out(port, SPRD_ICLR, iclr);
177}
178
179/* The Sprd serial does not support this function. */
180static void sprd_break_ctl(struct uart_port *port, int break_state)
181{
182 /* nothing to do */
183}
184
185static int handle_lsr_errors(struct uart_port *port,
186 unsigned int *flag,
187 unsigned int *lsr)
188{
189 int ret = 0;
190
191 /* statistics */
192 if (*lsr & SPRD_LSR_BI) {
193 *lsr &= ~(SPRD_LSR_FE | SPRD_LSR_PE);
194 port->icount.brk++;
195 ret = uart_handle_break(port);
196 if (ret)
197 return ret;
198 } else if (*lsr & SPRD_LSR_PE)
199 port->icount.parity++;
200 else if (*lsr & SPRD_LSR_FE)
201 port->icount.frame++;
202 if (*lsr & SPRD_LSR_OE)
203 port->icount.overrun++;
204
205 /* mask off conditions which should be ignored */
206 *lsr &= port->read_status_mask;
207 if (*lsr & SPRD_LSR_BI)
208 *flag = TTY_BREAK;
209 else if (*lsr & SPRD_LSR_PE)
210 *flag = TTY_PARITY;
211 else if (*lsr & SPRD_LSR_FE)
212 *flag = TTY_FRAME;
213
214 return ret;
215}
216
217static inline void sprd_rx(struct uart_port *port)
218{
219 struct tty_port *tty = &port->state->port;
220 unsigned int ch, flag, lsr, max_count = SPRD_TIMEOUT;
221
Baolin Wang2b5a9972018-09-17 11:33:41 -0700222 while ((serial_in(port, SPRD_STS1) & SPRD_RX_FIFO_CNT_MASK) &&
223 max_count--) {
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800224 lsr = serial_in(port, SPRD_LSR);
225 ch = serial_in(port, SPRD_RXD);
226 flag = TTY_NORMAL;
227 port->icount.rx++;
228
229 if (lsr & (SPRD_LSR_BI | SPRD_LSR_PE |
230 SPRD_LSR_FE | SPRD_LSR_OE))
231 if (handle_lsr_errors(port, &lsr, &flag))
232 continue;
233 if (uart_handle_sysrq_char(port, ch))
234 continue;
235
236 uart_insert_char(port, lsr, SPRD_LSR_OE, ch, flag);
237 }
238
239 tty_flip_buffer_push(tty);
240}
241
242static inline void sprd_tx(struct uart_port *port)
243{
244 struct circ_buf *xmit = &port->state->xmit;
245 int count;
246
247 if (port->x_char) {
248 serial_out(port, SPRD_TXD, port->x_char);
249 port->icount.tx++;
250 port->x_char = 0;
251 return;
252 }
253
254 if (uart_circ_empty(xmit) || uart_tx_stopped(port)) {
255 sprd_stop_tx(port);
256 return;
257 }
258
259 count = THLD_TX_EMPTY;
260 do {
261 serial_out(port, SPRD_TXD, xmit->buf[xmit->tail]);
262 xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
263 port->icount.tx++;
264 if (uart_circ_empty(xmit))
265 break;
266 } while (--count > 0);
267
268 if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS)
269 uart_write_wakeup(port);
270
271 if (uart_circ_empty(xmit))
272 sprd_stop_tx(port);
273}
274
275/* this handles the interrupt from one port */
276static irqreturn_t sprd_handle_irq(int irq, void *dev_id)
277{
278 struct uart_port *port = dev_id;
279 unsigned int ims;
280
281 spin_lock(&port->lock);
282
283 ims = serial_in(port, SPRD_IMSR);
284
Axel Linc4e6dcf2015-02-16 22:39:04 +0800285 if (!ims) {
286 spin_unlock(&port->lock);
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800287 return IRQ_NONE;
Axel Linc4e6dcf2015-02-16 22:39:04 +0800288 }
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800289
Lanqing Liu43507822017-07-18 17:58:13 +0800290 if (ims & SPRD_IMSR_TIMEOUT)
291 serial_out(port, SPRD_ICLR, SPRD_ICLR_TIMEOUT);
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800292
293 if (ims & (SPRD_IMSR_RX_FIFO_FULL |
294 SPRD_IMSR_BREAK_DETECT | SPRD_IMSR_TIMEOUT))
295 sprd_rx(port);
296
297 if (ims & SPRD_IMSR_TX_FIFO_EMPTY)
298 sprd_tx(port);
299
300 spin_unlock(&port->lock);
301
302 return IRQ_HANDLED;
303}
304
305static int sprd_startup(struct uart_port *port)
306{
307 int ret = 0;
308 unsigned int ien, fc;
309 unsigned int timeout;
310 struct sprd_uart_port *sp;
311 unsigned long flags;
312
Baolin Wang2b5a9972018-09-17 11:33:41 -0700313 serial_out(port, SPRD_CTL2,
314 THLD_TX_EMPTY << THLD_TX_EMPTY_SHIFT | THLD_RX_FULL);
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800315
316 /* clear rx fifo */
317 timeout = SPRD_TIMEOUT;
Baolin Wang2b5a9972018-09-17 11:33:41 -0700318 while (timeout-- && serial_in(port, SPRD_STS1) & SPRD_RX_FIFO_CNT_MASK)
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800319 serial_in(port, SPRD_RXD);
320
321 /* clear tx fifo */
322 timeout = SPRD_TIMEOUT;
Baolin Wang2b5a9972018-09-17 11:33:41 -0700323 while (timeout-- && serial_in(port, SPRD_STS1) & SPRD_TX_FIFO_CNT_MASK)
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800324 cpu_relax();
325
326 /* clear interrupt */
327 serial_out(port, SPRD_IEN, 0);
328 serial_out(port, SPRD_ICLR, ~0);
329
330 /* allocate irq */
331 sp = container_of(port, struct sprd_uart_port, port);
332 snprintf(sp->name, sizeof(sp->name), "sprd_serial%d", port->line);
333 ret = devm_request_irq(port->dev, port->irq, sprd_handle_irq,
334 IRQF_SHARED, sp->name, port);
335 if (ret) {
336 dev_err(port->dev, "fail to request serial irq %d, ret=%d\n",
337 port->irq, ret);
338 return ret;
339 }
340 fc = serial_in(port, SPRD_CTL1);
341 fc |= RX_TOUT_THLD_DEF | RX_HFC_THLD_DEF;
342 serial_out(port, SPRD_CTL1, fc);
343
344 /* enable interrupt */
345 spin_lock_irqsave(&port->lock, flags);
346 ien = serial_in(port, SPRD_IEN);
347 ien |= SPRD_IEN_RX_FULL | SPRD_IEN_BREAK_DETECT | SPRD_IEN_TIMEOUT;
348 serial_out(port, SPRD_IEN, ien);
349 spin_unlock_irqrestore(&port->lock, flags);
350
351 return 0;
352}
353
354static void sprd_shutdown(struct uart_port *port)
355{
356 serial_out(port, SPRD_IEN, 0);
357 serial_out(port, SPRD_ICLR, ~0);
358 devm_free_irq(port->dev, port->irq, port);
359}
360
361static void sprd_set_termios(struct uart_port *port,
362 struct ktermios *termios,
363 struct ktermios *old)
364{
365 unsigned int baud, quot;
366 unsigned int lcr = 0, fc;
367 unsigned long flags;
368
369 /* ask the core to calculate the divisor for us */
370 baud = uart_get_baud_rate(port, termios, old, 0, SPRD_BAUD_IO_LIMIT);
371
372 quot = (unsigned int)((port->uartclk + baud / 2) / baud);
373
374 /* set data length */
375 switch (termios->c_cflag & CSIZE) {
376 case CS5:
377 lcr |= SPRD_LCR_DATA_LEN5;
378 break;
379 case CS6:
380 lcr |= SPRD_LCR_DATA_LEN6;
381 break;
382 case CS7:
383 lcr |= SPRD_LCR_DATA_LEN7;
384 break;
385 case CS8:
386 default:
387 lcr |= SPRD_LCR_DATA_LEN8;
388 break;
389 }
390
391 /* calculate stop bits */
392 lcr &= ~(SPRD_LCR_STOP_1BIT | SPRD_LCR_STOP_2BIT);
393 if (termios->c_cflag & CSTOPB)
394 lcr |= SPRD_LCR_STOP_2BIT;
395 else
396 lcr |= SPRD_LCR_STOP_1BIT;
397
398 /* calculate parity */
399 lcr &= ~SPRD_LCR_PARITY;
400 termios->c_cflag &= ~CMSPAR; /* no support mark/space */
401 if (termios->c_cflag & PARENB) {
402 lcr |= SPRD_LCR_PARITY_EN;
403 if (termios->c_cflag & PARODD)
404 lcr |= SPRD_LCR_ODD_PAR;
405 else
406 lcr |= SPRD_LCR_EVEN_PAR;
407 }
408
409 spin_lock_irqsave(&port->lock, flags);
410
411 /* update the per-port timeout */
412 uart_update_timeout(port, termios->c_cflag, baud);
413
414 port->read_status_mask = SPRD_LSR_OE;
415 if (termios->c_iflag & INPCK)
416 port->read_status_mask |= SPRD_LSR_FE | SPRD_LSR_PE;
417 if (termios->c_iflag & (IGNBRK | BRKINT | PARMRK))
418 port->read_status_mask |= SPRD_LSR_BI;
419
420 /* characters to ignore */
421 port->ignore_status_mask = 0;
422 if (termios->c_iflag & IGNPAR)
423 port->ignore_status_mask |= SPRD_LSR_PE | SPRD_LSR_FE;
424 if (termios->c_iflag & IGNBRK) {
425 port->ignore_status_mask |= SPRD_LSR_BI;
426 /*
427 * If we're ignoring parity and break indicators,
428 * ignore overruns too (for real raw support).
429 */
430 if (termios->c_iflag & IGNPAR)
431 port->ignore_status_mask |= SPRD_LSR_OE;
432 }
433
434 /* flow control */
435 fc = serial_in(port, SPRD_CTL1);
436 fc &= ~(RX_HW_FLOW_CTL_THLD | RX_HW_FLOW_CTL_EN | TX_HW_FLOW_CTL_EN);
437 if (termios->c_cflag & CRTSCTS) {
438 fc |= RX_HW_FLOW_CTL_THLD;
439 fc |= RX_HW_FLOW_CTL_EN;
440 fc |= TX_HW_FLOW_CTL_EN;
441 }
442
443 /* clock divider bit0~bit15 */
Baolin Wang2b5a9972018-09-17 11:33:41 -0700444 serial_out(port, SPRD_CLKD0, quot & SPRD_CLKD0_MASK);
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800445
446 /* clock divider bit16~bit20 */
Baolin Wang2b5a9972018-09-17 11:33:41 -0700447 serial_out(port, SPRD_CLKD1,
448 (quot & SPRD_CLKD1_MASK) >> SPRD_CLKD1_SHIFT);
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800449 serial_out(port, SPRD_LCR, lcr);
450 fc |= RX_TOUT_THLD_DEF | RX_HFC_THLD_DEF;
451 serial_out(port, SPRD_CTL1, fc);
452
453 spin_unlock_irqrestore(&port->lock, flags);
454
455 /* Don't rewrite B0 */
456 if (tty_termios_baud_rate(termios))
457 tty_termios_encode_baud_rate(termios, baud, baud);
458}
459
460static const char *sprd_type(struct uart_port *port)
461{
462 return "SPX";
463}
464
465static void sprd_release_port(struct uart_port *port)
466{
467 /* nothing to do */
468}
469
470static int sprd_request_port(struct uart_port *port)
471{
472 return 0;
473}
474
475static void sprd_config_port(struct uart_port *port, int flags)
476{
477 if (flags & UART_CONFIG_TYPE)
478 port->type = PORT_SPRD;
479}
480
481static int sprd_verify_port(struct uart_port *port,
482 struct serial_struct *ser)
483{
484 if (ser->type != PORT_SPRD)
485 return -EINVAL;
486 if (port->irq != ser->irq)
487 return -EINVAL;
Peter Hurley7950dc52015-02-24 12:06:34 -0500488 if (port->iotype != ser->io_type)
489 return -EINVAL;
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800490 return 0;
491}
492
Bhumika Goyal2331e062017-01-25 23:18:52 +0530493static const struct uart_ops serial_sprd_ops = {
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800494 .tx_empty = sprd_tx_empty,
495 .get_mctrl = sprd_get_mctrl,
496 .set_mctrl = sprd_set_mctrl,
497 .stop_tx = sprd_stop_tx,
498 .start_tx = sprd_start_tx,
499 .stop_rx = sprd_stop_rx,
500 .break_ctl = sprd_break_ctl,
501 .startup = sprd_startup,
502 .shutdown = sprd_shutdown,
503 .set_termios = sprd_set_termios,
504 .type = sprd_type,
505 .release_port = sprd_release_port,
506 .request_port = sprd_request_port,
507 .config_port = sprd_config_port,
508 .verify_port = sprd_verify_port,
509};
510
511#ifdef CONFIG_SERIAL_SPRD_CONSOLE
Denys Vlasenko63744a62015-10-27 18:46:42 +0100512static void wait_for_xmitr(struct uart_port *port)
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800513{
514 unsigned int status, tmout = 10000;
515
516 /* wait up to 10ms for the character(s) to be sent */
517 do {
518 status = serial_in(port, SPRD_STS1);
519 if (--tmout == 0)
520 break;
521 udelay(1);
Baolin Wang2b5a9972018-09-17 11:33:41 -0700522 } while (status & SPRD_TX_FIFO_CNT_MASK);
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800523}
524
525static void sprd_console_putchar(struct uart_port *port, int ch)
526{
527 wait_for_xmitr(port);
528 serial_out(port, SPRD_TXD, ch);
529}
530
531static void sprd_console_write(struct console *co, const char *s,
532 unsigned int count)
533{
534 struct uart_port *port = &sprd_port[co->index]->port;
535 int locked = 1;
536 unsigned long flags;
537
538 if (port->sysrq)
539 locked = 0;
540 else if (oops_in_progress)
541 locked = spin_trylock_irqsave(&port->lock, flags);
542 else
543 spin_lock_irqsave(&port->lock, flags);
544
545 uart_console_write(port, s, count, sprd_console_putchar);
546
547 /* wait for transmitter to become empty */
548 wait_for_xmitr(port);
549
550 if (locked)
551 spin_unlock_irqrestore(&port->lock, flags);
552}
553
554static int __init sprd_console_setup(struct console *co, char *options)
555{
556 struct uart_port *port;
557 int baud = 115200;
558 int bits = 8;
559 int parity = 'n';
560 int flow = 'n';
561
562 if (co->index >= UART_NR_MAX || co->index < 0)
563 co->index = 0;
564
565 port = &sprd_port[co->index]->port;
566 if (port == NULL) {
567 pr_info("serial port %d not yet initialized\n", co->index);
568 return -ENODEV;
569 }
570 if (options)
571 uart_parse_options(options, &baud, &parity, &bits, &flow);
572
573 return uart_set_options(port, co, baud, parity, bits, flow);
574}
575
576static struct uart_driver sprd_uart_driver;
577static struct console sprd_console = {
578 .name = SPRD_TTY_NAME,
579 .write = sprd_console_write,
580 .device = uart_console_device,
581 .setup = sprd_console_setup,
582 .flags = CON_PRINTBUFFER,
583 .index = -1,
584 .data = &sprd_uart_driver,
585};
586
587#define SPRD_CONSOLE (&sprd_console)
588
589/* Support for earlycon */
590static void sprd_putc(struct uart_port *port, int c)
591{
592 unsigned int timeout = SPRD_TIMEOUT;
593
594 while (timeout-- &&
595 !(readl(port->membase + SPRD_LSR) & SPRD_LSR_TX_OVER))
596 cpu_relax();
597
598 writeb(c, port->membase + SPRD_TXD);
599}
600
601static void sprd_early_write(struct console *con, const char *s,
602 unsigned n)
603{
604 struct earlycon_device *dev = con->data;
605
606 uart_console_write(&dev->port, s, n, sprd_putc);
607}
608
609static int __init sprd_early_console_setup(
610 struct earlycon_device *device,
611 const char *opt)
612{
613 if (!device->port.membase)
614 return -ENODEV;
615
616 device->con->write = sprd_early_write;
617 return 0;
618}
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800619OF_EARLYCON_DECLARE(sprd_serial, "sprd,sc9836-uart",
620 sprd_early_console_setup);
621
622#else /* !CONFIG_SERIAL_SPRD_CONSOLE */
623#define SPRD_CONSOLE NULL
624#endif
625
626static struct uart_driver sprd_uart_driver = {
627 .owner = THIS_MODULE,
628 .driver_name = "sprd_serial",
629 .dev_name = SPRD_TTY_NAME,
630 .major = 0,
631 .minor = 0,
632 .nr = UART_NR_MAX,
633 .cons = SPRD_CONSOLE,
634};
635
636static int sprd_probe_dt_alias(int index, struct device *dev)
637{
638 struct device_node *np;
639 int ret = index;
640
641 if (!IS_ENABLED(CONFIG_OF))
642 return ret;
643
644 np = dev->of_node;
645 if (!np)
646 return ret;
647
648 ret = of_alias_get_id(np, "serial");
Arnd Bergmann287980e2016-05-27 23:23:25 +0200649 if (ret < 0)
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800650 ret = index;
651 else if (ret >= ARRAY_SIZE(sprd_port) || sprd_port[ret] != NULL) {
652 dev_warn(dev, "requested serial port %d not available.\n", ret);
653 ret = index;
654 }
655
656 return ret;
657}
658
659static int sprd_remove(struct platform_device *dev)
660{
661 struct sprd_uart_port *sup = platform_get_drvdata(dev);
662
663 if (sup) {
664 uart_remove_one_port(&sprd_uart_driver, &sup->port);
665 sprd_port[sup->port.line] = NULL;
666 sprd_ports_num--;
667 }
668
669 if (!sprd_ports_num)
670 uart_unregister_driver(&sprd_uart_driver);
671
672 return 0;
673}
674
675static int sprd_probe(struct platform_device *pdev)
676{
677 struct resource *res;
678 struct uart_port *up;
679 struct clk *clk;
680 int irq;
681 int index;
682 int ret;
683
684 for (index = 0; index < ARRAY_SIZE(sprd_port); index++)
685 if (sprd_port[index] == NULL)
686 break;
687
688 if (index == ARRAY_SIZE(sprd_port))
689 return -EBUSY;
690
691 index = sprd_probe_dt_alias(index, &pdev->dev);
692
693 sprd_port[index] = devm_kzalloc(&pdev->dev,
694 sizeof(*sprd_port[index]), GFP_KERNEL);
695 if (!sprd_port[index])
696 return -ENOMEM;
697
698 up = &sprd_port[index]->port;
699 up->dev = &pdev->dev;
700 up->line = index;
701 up->type = PORT_SPRD;
Peter Hurley7950dc52015-02-24 12:06:34 -0500702 up->iotype = UPIO_MEM;
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800703 up->uartclk = SPRD_DEF_RATE;
704 up->fifosize = SPRD_FIFO_SIZE;
705 up->ops = &serial_sprd_ops;
706 up->flags = UPF_BOOT_AUTOCONF;
707
708 clk = devm_clk_get(&pdev->dev, NULL);
Fernando Guzman Lugoff0daa12015-06-11 10:39:46 +0800709 if (!IS_ERR_OR_NULL(clk))
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800710 up->uartclk = clk_get_rate(clk);
711
712 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
713 if (!res) {
714 dev_err(&pdev->dev, "not provide mem resource\n");
715 return -ENODEV;
716 }
717 up->mapbase = res->start;
718 up->membase = devm_ioremap_resource(&pdev->dev, res);
719 if (IS_ERR(up->membase))
720 return PTR_ERR(up->membase);
721
722 irq = platform_get_irq(pdev, 0);
723 if (irq < 0) {
Gustavo A. R. Silvaec085c52017-08-08 17:42:46 -0500724 dev_err(&pdev->dev, "not provide irq resource: %d\n", irq);
725 return irq;
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800726 }
727 up->irq = irq;
728
729 if (!sprd_ports_num) {
730 ret = uart_register_driver(&sprd_uart_driver);
731 if (ret < 0) {
732 pr_err("Failed to register SPRD-UART driver\n");
733 return ret;
734 }
735 }
736 sprd_ports_num++;
737
738 ret = uart_add_one_port(&sprd_uart_driver, up);
739 if (ret) {
740 sprd_port[index] = NULL;
741 sprd_remove(pdev);
742 }
743
744 platform_set_drvdata(pdev, up);
745
746 return ret;
747}
748
Paul Bolleb51e3f52015-02-03 21:05:50 +0100749#ifdef CONFIG_PM_SLEEP
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800750static int sprd_suspend(struct device *dev)
751{
752 struct sprd_uart_port *sup = dev_get_drvdata(dev);
753
754 uart_suspend_port(&sprd_uart_driver, &sup->port);
755
756 return 0;
757}
758
759static int sprd_resume(struct device *dev)
760{
761 struct sprd_uart_port *sup = dev_get_drvdata(dev);
762
763 uart_resume_port(&sprd_uart_driver, &sup->port);
764
765 return 0;
766}
Paul Bolleb51e3f52015-02-03 21:05:50 +0100767#endif
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800768
769static SIMPLE_DEV_PM_OPS(sprd_pm_ops, sprd_suspend, sprd_resume);
770
771static const struct of_device_id serial_ids[] = {
772 {.compatible = "sprd,sc9836-uart",},
773 {}
774};
Luis de Bethencourt7edb23c2015-09-18 20:04:12 +0200775MODULE_DEVICE_TABLE(of, serial_ids);
Chunyan Zhangb7396a32015-01-28 19:08:44 +0800776
777static struct platform_driver sprd_platform_driver = {
778 .probe = sprd_probe,
779 .remove = sprd_remove,
780 .driver = {
781 .name = "sprd_serial",
782 .of_match_table = of_match_ptr(serial_ids),
783 .pm = &sprd_pm_ops,
784 },
785};
786
787module_platform_driver(sprd_platform_driver);
788
789MODULE_LICENSE("GPL v2");
790MODULE_DESCRIPTION("Spreadtrum SoC serial driver series");